


ARAMiS II Multicore Konferenz
June 21, 2018, Stuttgart



Model-based Multicore Software Development

The ARAMiS II Development Process

Timo Sandman, KIT and Stefan Kuntz, Continental AG

SPONSORED BY THE




Federal Ministry
of Education
and Research





Introduction

- ARAMiS II Generic Development Process **and** Methods
- Characterization of software and hardware platforms – Technical Architecture Models


Generic Development Process – Overview




| | |
|-----|---------------------|
| REQ | Requirements |
| SYS | System Architecture |
| SW | Software |
| HW | Hardware |
| MEC | Mechanics |

-  Task
-  Verification and Validation VV Certification
-  Artefact Work Product
-  Validation from the "Right Wing" of the V-Model

Generic Development Process – System Analysis






Taking decisions about which system elements are realized by:



- Software – Software platforms
- Hardware – Multicore based platforms
- Mechanics

considering functional, safety, security, timing, performance, etc. requirements

SW and HW capabilities are described by models for analyses purposes


Generic Development Process – Software



-  • Requirements
-  • Models

| | |
|-----|-------------------------|
| REQ | Requirements |
| SYS | System Architecture |
| SWA | Software Architecture |
| SWD | Software Design |
| SWI | Software Implementation |
| UT | Unit Test |
| IT | Integration Test |
| AT | Acceptance/System Test |


Generic Development Process – Hardware




- Requirements
- Models

| | |
|-----|-------------------------|
| REQ | Requirements |
| SYS | System Architecture |
| HWA | Hardware Architecture |
| HWD | Hardware Design |
| HWI | Hardware Implementation |
| UT | Unit Test |
| IT | Integration Test |
| AT | Acceptance/System Test |

Generic Development Process




Generic Development Process



Architecture, Design and Implementation:

- Decomposition
- Composition
- Partitioning
- Parallelization
- Deployment


 Task

 • Verification and Validation VV
 • Certification

 Artefact
 Work Product


Models and Interference Models

- Hardware and software models
- Interference models
- Failure models



Interference Models

- Architecture Level
- Causes
- Safety Impact
- Interference Class
- Effect
- Mitigation



- Detailing the task of the Generic Development Process
- Refine the models
- Improving seamless and integrated methodology supported by appropriate tools



**STRUCTURED MULTICORE
DEVELOPMENT**



**MULTICORE METHODS
AND TOOLS**



**INDUSTRIAL PLATFORMS
FOR MULTICORE SYSTEMS**

Thank you for your attention!

Stefan.Kuntz@continental-corporation.com

Continental AG

Regensburg, Germany